SoC Design Engineer
FuriosaAI
The role
Job description
Responsibilities
Integrate and verify IP blocks in SoC, and support physical implementation.
Define SoC level specifications, architecture and operation scenario.
Understand standard interface specification (e.g., PCIe) and chip operation scenario to configure IP blocks to be integrated into SoC.
Performance analysis in chip top level (bus, memory bandwidth) simulation and FPGA prototyping.
Minimum Qualifications
Master's degree in Electrical Engineering, Computer Science or equivalent practical experience.
2+ years of industry experience in chip design, specializing in SoC integration and design automation
Experience in RTL design and logic synthesis, verification, timing closure
Preferred Qualifications
Experience in high-speed connectivity IP (e.g., PCIe, USB, MIPI, etc) is a plus - Experience in video codec (decoder, encoder) is a plus
Experience in interconnect, memory subsystem is a plus
Contact
Keep exploring
Related remote jobs
Executive Assistant (CEO Office)
FuriosaAI
AdministrativeSilicon Ecosystem Partnerships Director
FuriosaAI
Recruiter - US
FuriosaAI
People, HR & RecruitingSoftware Engineer, Site Reliability Engineer
FuriosaAI
DevOps InfrastructureVideographer & Media Manager (Contract)
FuriosaAI
Listing details
- Listed location
- Seoul HQ
- Employment
- FullTime
- Published
- Oct 3, 2025
Listing trust
- Observed through
- Ashby
- Listing last observed
- Jul 26, 2026
The listing did not provide enough evidence for a narrower work-from claim.
How verification and eligibility workReport this listing· Checking sign-in before opening the report form…